

Radiation Hardened 40V Quad Precision Low Power Operational Amplifiers

ISL70417SEH

The ISL70417SEH contains four very high precision amplifiers featuring the perfect combination of low noise vs power consumption. Low offset voltage, low I_{BIAS} current and low temperature drift making them the ideal choice for applications requiring both high DC accuracy and AC performance. The combination of high precision, low noise, low power and small footprint provides the user with outstanding value and flexibility relative to similar competitive parts.

Applications for these amplifiers include precision active filters, medical and analytical instrumentation, precision power supply controls, and industrial controls.

The ISL70417SEH is offered in a 14 Ld Hermetic Ceramic Flatpack package. The device is offered in an industry standard pin configuration and operates over the extended temperature range from -55°C to $+125^{\circ}\text{C}$.


Applications

- Precision instrumentation
- Spectral analysis equipment
- Active filter blocks
- Thermocouples and RTD reference buffers
- Data acquisition
- Power supply control

Features

- Electrically screened to DLA SMD# [5962-12228](#)
- Low input offset voltage. $\pm 110\mu\text{V}$, Max.
- Superb offset temperature coefficient. $1\mu\text{V}/^{\circ}\text{C}$, Max.
- Input bias current $\pm 5\text{nA}$, Max.
- Input bias current TC $\pm 5\text{pA}/^{\circ}\text{C}$, Max.
- Low current consumption $440\mu\text{A}$
- Voltage noise $8\text{nV}/\sqrt{\text{Hz}}$
- Wide supply range 4.5V to 40V
- Operating temperature range. -55°C to $+125^{\circ}\text{C}$
- Radiation environment
 - SEB LET_{TH} ($V_S = \pm 20\text{V}$) $73.9\text{ MeV} \cdot \text{cm}^2/\text{mg}$
 - Total dose, high dose rate $300\text{krad}(\text{Si})$
 - Total dose, low dose rate $100\text{krad}(\text{Si})^*$
 - SEL immune (SOI process)

* Product capability established by initial characterization. The EH version is acceptance tested on a wafer-by-wafer basis to $50\text{krad}(\text{Si})$ at low dose rate.



SALLEN-KEY LOW PASS FILTER ($f_c = 10\text{kHz}$)

FIGURE 1. TYPICAL APPLICATION




FIGURE 2. V_{OS} SHIFT vs HIGH DOSE RATE RADIATION

ISL70417SEH

Ordering Information

ORDERING SMD NUMBER (Note 2)	PART NUMBER	TEMPERATURE RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #
5962F1222801VXC (Note 1)	ISL70417SEHVF	-55 to +125	14 Ld Flatpack	K14.A
ISL70417SEHF/PROTO (Note 1)	ISL70417SEHF/PROTO	-55 to +125	14 Ld Flatpack	K14.A
5962F1222801V9AX	ISL70417SEHVX	-55 to +125	DIE	
ISL70417SEHX/SAMPLE	ISL70417SEHX/SAMPLE	-55 to +125	DIE	
ISL70417SEHEVAL1Z	Evaluation Board			


NOTES:

1. These Intersil Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
2. Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed in the "Ordering Information" table must be used when ordering.

ISL70417SEH




Pin Configuration

ISL70417SEH
(14 LD FLATPACK)
TOP VIEW



Pin Descriptions

ISL70417SEH (14 LD FLATPACK)	PIN NAME	EQUIVALENT CIRCUIT	DESCRIPTION
1	OUT_A	Circuit 2	Amplifier A Output
2	-IN_A	Circuit 1	Amplifier A Inverting Input
3	+IN_A	Circuit 1	Amplifier A Non-inverting Input
4	V+	Circuit 3	Positive Power Supply
5	+IN_B	Circuit 1	Amplifier B Non-inverting Input
6	-IN_B	Circuit 1	Amplifier B Inverting Input
7	OUT_B	Circuit 2	Amplifier B Output
8	OUT_C	Circuit 2	Amplifier C Output
9	-IN_C	Circuit 1	Amplifier C Inverting Input
10	+IN_C	Circuit 1	Amplifier C Non-inverting Input
11	V-	Circuit 3	Negative Power Supply
12	+IN_D	Circuit 1	Amplifier D Non-inverting Input
13	-IN_D	Circuit 1	Amplifier D Inverting Input
14	OUT_D	Circuit 2	Amplifier D Output



ISL70417SEH

Absolute Maximum Ratings

Maximum Supply Voltage	42V
Maximum Supply Voltage (LET = 73.9 MeV • cm ² /mg)	40V
Maximum Differential Input Current	20mA
Maximum Differential Input Voltage	20V
Min/Max Input Voltage	V ₋ - 0.5V to V ₊ + 0.5V
Max/Min Input current for Input Voltage >V ₊ or <V ₋	±20mA
Output Short-Circuit Duration (1 output at a time)	Indefinite
ESD Rating	
Human Body Model (Tested per MIL-PRF-883 3015.7)	2kV
Machine Model (Tested per EIA/JESD22-A115-A)	300V
Charged Device Model (Tested per JESD22-C101D)	2kV

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
14 Ld Flatpack (Notes 3, 4)	105	15
Maximum Storage Temperature Range	-65°C to +150°C	
Maximum Junction Temperature (T _{JMAX})	+150°C	

Recommended Operating Conditions

Ambient Operating Temperature Range	-55°C to +125°C
Maximum Operating Junction Temperature	+150°C
Supply Voltage	4.5V (±2.25V) to 30V (±15V)

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief [TB379](#) for details.
- For θ_{JC} , the "case temp" location is the center of the ceramic on the package underside.

Electrical Specifications V_S ± 15V, V_{CM} = 0, V_O = 0V, T_A = +25°C, unless otherwise noted. **Boldface limits apply across the operating temperature range, -55°C to +125°C; over a total ionizing dose of 300krad(Si) with exposure at a high dose rate of 50 - 300krad(Si)/s; and over a total ionizing dose of 50krad(Si) with exposure a low dose rate of <10mrad(Si)/s.**

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 5)	TYP	MAX (Note 5)	UNIT
V _{OS}	Input Offset Voltage			10	75	μV
					110	μV
TCV _{OS}	Offset Voltage Drift			0.1	1	μV/°C
I _B	Input Bias Current		-1	0.08	1	nA
			-5		5	nA
TCI _B	Input Bias Current Temperature Coefficient		-5	1	5	pA/°C
I _{OS}	Input Offset Current		-1.5	0.08	1.5	nA
			-3		3	nA
TCI _{OS}	Input Offset Current Temperature Coefficient		-3	0.42	3	pA/°C
V _{CM}	Input Voltage Range	Guaranteed by CMRR test	-13		13	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = -13V to +13V	120	145		dB
			120			dB
PSRR	Power Supply Rejection Ratio	V _S = ±2.25V to ±20V	120	145		dB
			120			dB
A _{VOL}	Open-Loop Gain	V _O = -13V to +13V, R _L = 10kΩ to ground	3,000	14,000		V/mV
V _{OH}	Output Voltage High	R _L = 10kΩ to ground	13.5	13.7		V
			13.2			V
		R _L = 2kΩ to ground	13.3	13.55		V
			13.0			V
V _{OL}	Output Voltage Low	R _L = 10kΩ to ground		-13.7	-13.5	V
					-13.2	V
		R _L = 2kΩ to ground		-13.55	-13.3	V
					-13.0	V

ISL70417SEH

Electrical Specifications $V_S \pm 15V$, $V_{CM} = 0$, $V_O = 0V$, $T_A = +25^\circ C$, unless otherwise noted. **Boldface limits apply across the operating temperature range, $-55^\circ C$ to $+125^\circ C$; over a total ionizing dose of 300krad(Si) with exposure at a high dose rate of 50 - 300krad(Si)/s; and over a total ionizing dose of 50krad(Si) with exposure at a low dose rate of <10 mrad(Si)/s. (Continued)**

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 5)	TYP	MAX (Note 5)	UNIT
I_S	Supply Current/Amplifier			0.44	0.53	mA
					0.68	mA
I_{SC}	Short-Circuit Current			43		mA
V_{SUPPLY}	Supply Voltage Range	Guaranteed by PSRR	± 2.25		± 20	V
AC SPECIFICATIONS						
GBWP	Gain Bandwidth Product	$A_V = 1k$, $R_L = 2k\Omega$		1.5		MHz
$e_{nV_{p-p}}$	Voltage Noise V_{p-p}	0.1Hz to 10Hz		0.25		μV_{p-p}
e_n	Voltage Noise Density	$f = 10Hz$		10		nV/ \sqrt{Hz}
e_n	Voltage Noise Density	$f = 100Hz$		8.2		nV/ \sqrt{Hz}
e_n	Voltage Noise Density	$f = 1kHz$		8		nV/ \sqrt{Hz}
e_n	Voltage Noise Density	$f = 10kHz$		8		nV/ \sqrt{Hz}
i_n	Current Noise Density	$f = 1kHz$		0.1		pA/ \sqrt{Hz}
THD + N	Total Harmonic Distortion	1kHz, $G = 1$, $V_O = 3.5V_{RMS}$, $R_L = 2k\Omega$		0.0009		%
		1kHz, $G = 1$, $V_O = 3.5V_{RMS}$, $R_L = 10k\Omega$		0.0005		%
TRANSIENT RESPONSE						
SR	Slew Rate, $\overline{V_{OUT}}$ 20% to 80%	$A_V = 11$, $R_L = 2k\Omega$, $V_O = 4V_{p-p}$		0.3	0.5	V/ μs
				0.2		V/ μs
t_r , t_f Small Signal	Rise Time 10% to 90% of $\overline{V_{OUT}}$	$A_V = 1$, $\overline{V_{OUT}} = 50mV_{p-p}$, $R_L = 10k\Omega$ to V_{CM}		130	450	ns
	Fall Time 90% to 10% of $\overline{V_{OUT}}$	$A_V = 1$, $\overline{V_{OUT}} = 50mV_{p-p}$, $R_L = 10k\Omega$ to V_{CM}		130	600	ns
					625	ns
					700	ns
t_s	Settling Time to 0.1% 10V Step; 10% to V_{OUT}	$A_V = -1$, $\overline{V_{OUT}} = 10V_{p-p}$, $R_L = 5k\Omega$ to V_{CM}		21		μs
	Settling Time to 0.01% 10V Step; 10% to V_{OUT}	$A_V = -1$, $\overline{V_{OUT}} = 10V_{p-p}$, $R_L = 5k\Omega$ to V_{CM}		24		μs
	Settling Time to 0.1% 4V Step; 10% to V_{OUT}	$A_V = -1$, $\overline{V_{OUT}} = 4V_{p-p}$, $R_L = 5k\Omega$ to V_{CM}		13		μs
	Settling Time to 0.01% 4V Step; 10% to V_{OUT}	$A_V = -1$, $\overline{V_{OUT}} = 4V_{p-p}$, $R_L = 5k\Omega$ to V_{CM}		18		μs
t_{OL}	Output Positive Overload Recovery Time	$A_V = -100$, $V_{IN} = 0.2V_{p-p}$, $R_L = 2k\Omega$ to V_{CM}		5.6		μs
	Output Negative Overload Recovery Time	$A_V = -100$, $V_{IN} = 0.2V_{p-p}$, $R_L = 2k\Omega$ to V_{CM}		10.6		μs
OS+	Positive Overshoot	$A_V = 1$, $V_{OUT} = 10V_{p-p}$, $R_f = 0\Omega$, $R_L = 2k\Omega$ to V_{CM}		15		%
					33	%
OS-	Negative Overshoot	$A_V = 1$, $V_{OUT} = 10V_{p-p}$, $R_f = 0\Omega$, $R_L = 2k\Omega$ to V_{CM}		15		%
					33	%

ISL70417SEH

Electrical Specifications $V_S \pm 5V$, $V_{CM} = 0$, $V_O = 0V$, $T_A = +25^\circ C$, unless otherwise noted. **Boldface limits apply across the operating temperature range, $-55^\circ C$ to $+125^\circ C$; over a total ionizing dose of 300krad(Si) with exposure at a high dose rate of 50 - 300krad(Si)/s; and over a total ionizing dose of 50krad(Si) with exposure a low dose rate of <10 mrad(Si)/s.**

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 5)	TYP	MAX (Note 5)	UNIT
V _{OS}	Input Offset Voltage			10	150	μV
					250	μV
TCV _{OS}	Offset Voltage Drift			0.1	1	μV/°C
I _B	Input Bias Current		-1	0.18	1	nA
			-5		5	nA
TCI _B	Input Bias Current Temperature Coefficient		-5	1	5	pA/°C
I _{OS}	Input Offset Current		-1.5	0.3	1.5	nA
			-3		3	nA
TCI _{OS}	Input Offset Current Temperature Coefficient		-3	0.42	3	pA/°C
V _{CM}	Input Voltage Range		-3		3	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = -3V to +3V	120	145		dB
			120			dB
PSRR	Power Supply Rejection Ratio	V _S = ±2.25V to ±5V	120	145		dB
			120			dB
A _{VOL}	Open-Loop Gain	V _O = -3.0V to +3.0V R _L = 10kΩ to ground	3,000	14,000		V/mV
V _{OH}	Output Voltage High	R _L = 10kΩ to ground	3.5	3.7		V
			3.2			V
		R _L = 2kΩ to ground	3.3	3.55		V
			3.0			V
V _{OL}	Output Voltage Low	R _L = 10kΩ to ground		-3.7	-3.5	V
					-3.2	V
		R _L = 2kΩ to ground		-3.55	-3.3	V
					-3.0	V
I _S	Supply Current/Amplifier			0.44	0.53	mA
					0.68	mA
I _{SC}	Short-Circuit Current			43		mA
AC SPECIFICATIONS						
GBWP	Gain Bandwidth Product	A _V = 1k, R _L = 2kΩ		1.5		MHz
e _{np-p}	Voltage Noise	0.1Hz to 10Hz		0.25		μV _{p-p}
e _n	Voltage Noise Density	f = 10Hz		12		nV/√Hz
e _n	Voltage Noise Density	f = 100Hz		8.6		nV/√Hz
e _n	Voltage Noise Density	f = 1kHz		8		nV/√Hz
e _n	Voltage Noise Density	f = 10kHz		8		nV/√Hz
i _n	Current Noise Density	f = 1kHz		0.1		pA/√Hz
TRANSIENT RESPONSE						
SR	Slew Rate, $\overline{V_{OUT}}$ 20% to 80%	A _V = 11, R _L = 2kΩ, V _O = 4V _{p-p}		0.5		V/μs

ISL70417SEH

Electrical Specifications $V_S \pm 5V$, $V_{CM} = 0$, $V_O = 0V$, $T_A = +25^\circ C$, unless otherwise noted. **Boldface limits apply across the operating temperature range, $-55^\circ C$ to $+125^\circ C$; over a total ionizing dose of 300krad(Si) with exposure at a high dose rate of 50 - 300krad(Si)/s; and over a total ionizing dose of 50krad(Si) with exposure a low dose rate of $<10\text{mrad(Si)}/s$.** (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 5)	TYP	MAX (Note 5)	UNIT
t_r , t_f , Small Signal	Rise Time 10% to 90% of V_{OUT}	$A_V = 1$, $\bar{V}_{OUT} = 50\text{mV}_{P-P}$, $R_L = 10\text{k}\Omega$ to V_{CM}		130		ns
	Fall Time 90% to 10% of V_{OUT}	$A_V = 1$, $\bar{V}_{OUT} = 50\text{mV}_{P-P}$, $R_L = 10\text{k}\Omega$ to V_{CM}		130		ns
t_s	Settling Time to 0.1% 4V Step; 10% to V_{OUT}	$A_V = -1$, $\bar{V}_{OUT} = 4\text{V}_{P-P}$, $R_L = 5\text{k}\Omega$ to V_{CM}		12		μs
	Settling Time to 0.01% 4V Step; 10% to V_{OUT}	$A_V = -1$, $\bar{V}_{OUT} = 4\text{V}_{P-P}$, $R_L = 5\text{k}\Omega$ to V_{CM}		19		μs
t_{OL}	Output Positive Overload Recovery Time	$A_V = -100$, $V_{IN} = 0.2\text{V}_{P-P}$ $R_L = 2\text{k}\Omega$ to V_{CM}		7		μs
	Output Negative Overload Recovery Time	$A_V = -100$, $V_{IN} = 0.2\text{V}_{P-P}$ $R_L = 2\text{k}\Omega$ to V_{CM}		5.8		μs
OS+	Positive Overshoot	$A_V = 1$, $V_{OUT} = 10\text{V}_{P-P}$, $R_f = 0\Omega$ $R_L = 2\text{k}\Omega$ to V_{CM}		15		%
OS-	Negative Overshoot	$A_V = 1$, $V_{OUT} = 10\text{V}_{P-P}$, $R_f = 0\Omega$ $R_L = 2\text{k}\Omega$ to V_{CM}		15		%

NOTE:

- Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

ISL70417SEH

Typical Performance Curves $V_S = \pm 15V, V_{CM} = 0V, R_L = \text{Open}, T_A = +25^\circ\text{C}$, unless otherwise specified.




FIGURE 3. V_{OS} vs TEMPERATURE




FIGURE 4. V_{OS} vs TEMPERATURE




FIGURE 5. I_{B+} vs TEMPERATURE




FIGURE 6. I_{B-} vs TEMPERATURE




FIGURE 7. I_{B+} vs TEMPERATURE




FIGURE 8. I_{B-} vs TEMPERATURE

ISL70417SEH

Typical Performance Curves $V_S = \pm 15V, V_{CM} = 0V, R_L = \text{Open}, T_A = +25^\circ\text{C}$, unless otherwise specified. (Continued)




FIGURE 9. I_{OS} vs TEMPERATURE




FIGURE 10. I_{OS} vs TEMPERATURE




FIGURE 11. SUPPLY CURRENT PER AMP vs TEMPERATURE




FIGURE 12. AV_{OL} vs TEMPERATURE




FIGURE 13. PSRR vs TEMPERATURE




FIGURE 14. CMRR vs TEMPERATURE

ISL70417SEH

Typical Performance Curves $V_S = \pm 15V, V_{CM} = 0V, R_L = \text{Open}, T_A = +25^\circ C$, unless otherwise specified. (Continued)




FIGURE 15. SHORT CIRCUIT CURRENT vs TEMPERATURE




FIGURE 16. SHORT CIRCUIT CURRENT vs TEMPERATURE




FIGURE 17. INPUT V_{OS} vs INPUT COMMON MODE VOLTAGE, $V_S = \pm 15V$




FIGURE 18. INPUT V_{OS} vs INPUT COMMON MODE VOLTAGE, $V_S = \pm 5V$




FIGURE 19. V_{OH} vs TEMPERATURE




FIGURE 20. V_{OL} vs TEMPERATURE

ISL70417SEH

Typical Performance Curves $V_S = \pm 15V$, $V_{CM} = 0V$, $R_L = \text{Open}$, $T_A = +25^\circ\text{C}$, unless otherwise specified. (Continued)




FIGURE 21. V_{OH} vs TEMPERATURE




FIGURE 22. V_{OU} vs TEMPERATURE




FIGURE 23. INPUT NOISE VOLTAGE 0.1Hz to 10Hz




FIGURE 24. INPUT NOISE VOLTAGE SPECTRAL DENSITY




FIGURE 25. INPUT NOISE CURRENT SPECTRAL DENSITY




FIGURE 26. OPEN-LOOP GAIN, PHASE vs FREQUENCY, $R_L = 10k\Omega$, $C_L = 10pF$

Typical Performance Curves $V_S = \pm 15V, V_{CM} = 0V, R_L = \text{Open}, T_A = +25^\circ C$, unless otherwise specified. (Continued)




FIGURE 27. OPEN-LOOP GAIN, PHASE vs FREQUENCY, $R_L = 10k\Omega, C_L = 100pF$




FIGURE 28. CMRR vs FREQUENCY, $V_S = \pm 2.25, \pm 5V, \pm 15V$




FIGURE 29. PSRR vs FREQUENCY, $V_S = \pm 5V, \pm 15V$




FIGURE 30. FREQUENCY RESPONSE vs CLOSED LOOP GAIN




FIGURE 31. FREQUENCY RESPONSE vs FEEDBACK RESISTANCE R_f/R_g




FIGURE 32. GAIN vs FREQUENCY vs R_L

Typical Performance Curves $V_S = \pm 15V, V_{CM} = 0V, R_L = \text{Open}, T_A = +25^\circ C$, unless otherwise specified. (Continued)




FIGURE 33. GAIN vs FREQUENCY vs C_L




FIGURE 34. GAIN vs FREQUENCY vs SUPPLY VOLTAGE




FIGURE 35. CROSSTALK, $V_S = \pm 15V$




FIGURE 36. LARGE SIGNAL TRANSIENT RESPONSE vs R_L $V_S = \pm 5V, \pm 15V$




FIGURE 37. SLEW RATE vs TEMPERATURE $V_S = \pm 5V, \pm 15V$




FIGURE 38. SMALL SIGNAL TRANSIENT RESPONSE, $V_S = \pm 5V, \pm 15V$

Typical Performance Curves $V_S = \pm 15V, V_{CM} = 0V, R_L = \text{Open}, T_A = +25^\circ C$, unless otherwise specified. (Continued)




FIGURE 39. POSITIVE OUTPUT OVERLOAD RESPONSE TIME, $V_S = \pm 5V, \pm 15V$




FIGURE 40. NEGATIVE OUTPUT OVERLOAD RESPONSE TIME, $V_S = \pm 5V, \pm 15V$




FIGURE 41. % OVERSHOOT vs LOAD CAPACITANCE, $V_S = \pm 15V$




FIGURE 42. OUTPUT PHASE REVERSAL RESPONSE vs TEMPERATURE

ISL70417SEH

Post High Dose Radiation Characteristics Unless otherwise specified, $V_S \pm 15V$, $V_{CM} = 0$, $V_O = 0V$, $T_A = +25^\circ C$. This data is typical mean test data post radiation exposure at a high dose rate of 50 - 300rad(Si)/s. This data is intended to show typical parameter shifts due to high dose rate radiation. These are not limits nor are they guaranteed




FIGURE 43. SUPPLY CURRENT PER AMP vs HIGH DOSE RATE RADIATION




FIGURE 44. V_{OS} vs HIGH DOSE RATE RADIATION




FIGURE 45. I_{B+} vs HIGH DOSE RATE RADIATION




FIGURE 46. I_{B-} vs HIGH DOSE RATE RADIATION




FIGURE 47. I_{OS} vs HIGH DOSE RATE RADIATION

ISL70417SEH

Post Low Dose Radiation Characteristics Unless otherwise specified, $V_S \pm 15V$, $V_{CM} = 0$, $V_O = 0V$, $T_A = +25^\circ C$. This data is typical mean test data post radiation exposure at a low dose rate of $<10\text{mrad(Si)/s}$. This data is intended to show typical parameter shifts due to low dose rate radiation. These are not limits nor are they guaranteed




FIGURE 48. SUPPLY CURRENT PER AMP vs LOW DOSE RATE RADIATION




FIGURE 49. V_{OS} vs LOW DOSE RATE RADIATION




FIGURE 50. I_{B+} vs LOW DOSE RATE RADIATION




FIGURE 51. I_{B-} vs LOW DOSE RATE RADIATION




FIGURE 52. I_{OS} vs LOW DOSE RATE RADIATION

Applications Information

Functional Description

The ISL70417SEH contains four, low noise precision op amps. These devices are fabricated in a new precision 40V complementary bipolar DI process. A super-beta NPN input stage with input bias current cancellation provides low input bias current (180pA typical), low input offset voltage (13 μ V typical), low input noise voltage (8nV/ $\sqrt{\text{Hz}}$), and low 1/f noise corner frequency (~8Hz). These amplifiers also feature high open loop gain (14kV/mV) for excellent CMRR (145dB) and THD+N performance (0.0005% at 3.5V_{RMS}, 1kHz into 2k Ω). A complementary bipolar output stage enables high capacitive load drive without external compensation.

Operating Voltage Range

The devices are designed to operate over the 4.5V (± 2.25 V) to 40V (± 20 V) voltage range and are fully characterized at 10V (± 5 V) and 30V (± 15 V). The Power Supply Rejection Ratio typically exceeds 140dB over the full operating voltage range and 120dB minimum across the -55 $^{\circ}$ C to +125 $^{\circ}$ C temperature range. The worst case common mode input voltage range over temperature is 2V to each rail. With ± 15 V supplies, CMRR performance is typically >130dB over-temperature. The minimum CMRR performance across the -55 $^{\circ}$ C to +125 $^{\circ}$ C temperature range is >120dB for power supply voltages from ± 5 V (10V) to ± 15 V (30V).

Input Performance

The super-beta NPN input pair provides excellent frequency response while maintaining high input precision. High NPN beta (>1000) reduces input bias current while maintaining good frequency response, low input bias current and low noise. Input bias cancellation circuits provide additional bias current reduction to <5nA, and excellent temperature stabilization. [Figures 6](#) through [8](#) show the high degree of bias current stability at ± 5 V and ± 15 V supplies that is maintained across the -55 $^{\circ}$ C to +125 $^{\circ}$ C temperature range. The low bias current TC also produces very low input offset current TC, which reduces DC input offset errors in precision, high impedance amplifiers.

The +25 $^{\circ}$ C maximum input offset voltage (V_{OS}) is 75 μ V at ± 15 V supplies. Input offset voltage temperature coefficients (V_{OSTC}) is a maximum of $\pm 1.0\mu\text{V}/^{\circ}\text{C}$. The V_{OS} temperature behavior is smooth ([Figures 3](#) through [4](#)) maintaining constant TC across the entire temperature range.

Input ESD Diode Protection

The input terminals (IN+ and IN-) have internal ESD protection diodes to the positive and negative supply rails, series connected

500 Ω current limiting resistors and an anti-parallel diode pair across the inputs ([Figure 53](#)).




FIGURE 53. INPUT ESD DIODE CURRENT LIMITING- UNITY GAIN

The series resistors limit the high feed-through currents that can occur in pulse applications when the input dV/dT exceeds the 0.5V/ μ s slew rate of the amplifier. Without the series resistors, the input can forward-bias the anti-parallel diodes causing current to flow to the output resulting in severe distortion and possible diode failure.

[Figure 36 on page 13](#), provides an example of distortion free large signal response using a 4V_{p-p} input pulse with an input rise time of <1ns. The series resistors enable the input differential voltage to be equal to the maximum power supply voltage (40V) without damage.

In applications where one or both amplifier input terminals are at risk of exposure to high voltages beyond the power supply rails, current limiting resistors may be needed at the input terminal to limit the current through the power supply ESD diodes to 20mA max.

Output Current Limiting

The output current is internally limited to approximately ± 45 mA at +25 $^{\circ}$ C and can withstand a short circuit to either rail as long as the power dissipation limits are not exceeded. This applies to only 1 amplifier at a time for the quad op amp. Continuous operation under these conditions may degrade long term reliability. [Figures 15](#) and [16 on page 10](#) show the current limit variation with temperature.

Output Phase Reversal

Output phase reversal is a change of polarity in the amplifier transfer function when the input voltage exceeds the supply voltage. The ISL70417SEH is immune to output phase reversal, even when the input voltage is 1V beyond the supplies.

ISL70417SEH

Power Dissipation

It is possible to exceed the +150°C maximum junction temperatures under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using [Equation 1](#):

$$T_{JMAX} = T_{MAX} + \theta_{JA} \times PD_{MAXTOTAL} \quad (EQ. 1)$$

where:

- $PD_{MAXTOTAL}$ is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX}).

- PD_{MAX} for each amplifier can be calculated using [Equation 2](#):

$$PD_{MAX} = V_S \times I_{qMAX} + (V_S - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_L} \quad (EQ. 2)$$

where:

- T_{MAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- PD_{MAX} = Maximum power dissipation of 1 amplifier
- V_S = Total supply voltage
- I_{qMAX} = Maximum quiescent supply current of 1 amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application

Package Characteristics

Weight of Packaged Device

0.6043 Grams (Typical)

Lid Characteristics

Finish: Gold

Potential: Unbiased

Case Isolation to Any Lead: $20 \times 10^9 \Omega$ (min)

Die Characteristics

Die Dimensions

2028 μ m x 2568 μ m (80mils x 101mils)

Thickness: 483 μ m \pm 25 μ m (19mils \pm 1 mil)

Interface Materials

GLASSIVATION

Type: Nitrox

Thickness: 15kÅ

TOP METALLIZATION

Type: AlCu (99.5%/0.5%)

Thickness: 30kÅ

BACKSIDE FINISH

Silicon

PROCESS

Dielectrically Isolated Complementary Bipolar - PR40

ASSEMBLY RELATED INFORMATION

SUBSTRATE POTENTIAL

Floating

ADDITIONAL INFORMATION

WORST CASE CURRENT DENSITY

$< 2 \times 10^5$ A/cm²

Metallization Mask Layout




TABLE 1. DIE LAYOUT X-Y COORDINATES

PAD NAME	PAD NUMBER	X (μm)	Y (μm)	dX (μm)	dY (μm)	BOND WIRES PER PAD
OUT_A	3	-256	1152	70	70	1
-IN_A	4	-661	1152	70	70	1
+IN_A	5	-867.5	948.5	70	70	1
V+	9	-880.5	0	70	70	1
+IN_B	13	-867.5	-948.5	70	70	1
-IN_B	14	-661	-1152	70	70	1
OUT_B	15	-256	-1152	70	70	1
OUT_C	16	256	-1152	70	70	1
-IN_C	17	661	-1152	70	70	1
+IN_C	18	867.5	-948.5	70	70	1
V-	22	880.5	0	70	70	1
+IN_D	26	867.5	948.5	70	70	1
-IN_D	1	661	1152	70	70	1
OUT_D	2	256	1152	70	70	1

NOTE:

6. Origin of coordinates is the center of die.

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Revision.

DATE	REVISION	CHANGE
July 24, 2014	FN7962.2	Updated Features bullet on page 1 as follows: From: - SEL/SEB LET _{TH} (V _S = ±20V) 73.9 MeV • cm ² /mg - Total Dose, High Dose Rate 300krad(Si) - Total Dose, Low Dose Rate 100krad(Si) * To: - SEB LET _{TH} (V _S = ±20V). 73.9 MeV • cm ² /mg - Total dose, high dose rate 300krad(Si) - Total dose, low dose rate 100krad(Si) * - SEL immune (SOI process) Updated the Ordering Information table on page 2 as follows: Removed MSL and added SMD note. Changed Products Verbiage to About Intersil verbiage.
October 4, 2012	FN7962.1	SMD numbers in Ordering Information table corrected. changed from: 5962R1222801VXC 5962R1222801V9AX to: 5962F1222801VXC 5962F1222801V9AX
July 2, 2012	FN7962.0	Initial Release

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support


For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing Ceramic Metal Seal Flatpack Packages (Flatpack)



**K14.A MIL-STD-1835 CDFP3-F14 (F-2A, CONFIGURATION B)
14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.045	0.115	1.14	2.92	-
b	0.015	0.022	0.38	0.56	-
b1	0.015	0.019	0.38	0.48	-
c	0.004	0.009	0.10	0.23	-
c1	0.004	0.006	0.10	0.15	-
D	-	0.390	-	9.91	3
E	0.235	0.260	5.97	6.60	-
E1	-	0.290	-	7.11	3
E2	0.125	-	3.18	-	-
E3	0.030	-	0.76	-	7
e	0.050 BSC		1.27 BSC		-
k	0.008	0.015	0.20	0.38	2
L	0.270	0.370	6.86	9.40	-
Q	0.026	0.045	0.66	1.14	8
S1	0.005	-	0.13	-	6
M	-	0.0015	-	0.04	-
N	14		14		-

Rev. 0 5/18/94

NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.
2. If a pin one identification mark is used in addition to a tab, the limits of dimension k do not apply.
3. This dimension allows for off-center lid, meniscus, and glass overrun.
4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
5. N is the maximum number of terminal positions.
6. Measure dimension S1 at all four corners.
7. For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
8. Dimension Q shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
10. Controlling dimension: INCH.